Popular repositories Loading

1. ddr-multichannel-dma ddr-multichannel-dma Public

   Open-source multi-channel DDR DMA controller for FPGA: 4 write channels, 5 read channels, async FIFOs, address generation, and arbitration.

   Verilog 5 1

2. xingshu-riscv-npu xingshu-riscv-npu Public

   A self-designed RISC-V CPU, streaming NPU and multi-channel DDR-DMA edge AI system on Pango FPGA.

   SystemVerilog 3

3. CellTiming_MVP CellTiming_MVP Public

   Forked from ZhaiChangxin/CellTiming_MVP

4. timing_gnn timing_gnn Public

   修改了单域训练以及平衡采样的脚本

   SourcePawn 1

5. project_1 project_1 Public

   Verilog

6. NPU_design NPU_design Public

   Verilog