Skip to content

[mailbox,dv] Add the testplan, vPlan skeleton and register description - #756

Draft
martin-velay wants to merge 2 commits into
lowRISC:mainfrom
martin-velay:mailbox_block_dv
Draft

martin-velay wants to merge 2 commits into
lowRISC:mainfrom
martin-velay:mailbox_block_dv

Conversation

@martin-velay

Copy link
Copy Markdown
Contributor

First part of the mailbox block-level DV (#173): the plan and the register description. The UVM environment comes in later commits, built on the AXI agent from #688.

  • hw/top_chip/dv/mailbox/data/mailbox.hjson describes the registers of the vendored PULP axi_lite_mailbox for the Mocha instance (AxiDataWidth 64, MailboxDepth 3), written from hw/vendor/pulp_axi/doc/axi_lite_mailbox.md. It is only used to generate the UVM register model with ralgen. The RTL registers are hand-written, so the CSR tests are what keep the two aligned.
  • mailbox_testplan.hjson holds the V1 and V2 testpoints.
  • mailbox_vplan.hjson is a skeleton: features, references and milestones, with no coverage items yet.

The registers are 64 bits wide, so the sim cfg will have to set tl_dw to 64 and tl_dbw to 8. With the default of 32, UVM stops at lock_model().

Open questions on the specification are in #755, and the IRQS reset bug is #754.

Describe the registers of the vendored PULP axi_lite_mailbox for the
Mocha instance, from its documentation. ralgen builds the UVM register
model from it, and the CSR tests check it against the hand-written RTL.

Signed-off-by: Martin Velay <[email protected]>
The testplan lists the V1 and V2 testpoints. The vPlan names the
features to verify with their references and milestones, and gets its
coverage items once the environment exists.

Signed-off-by: Martin Velay <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant