Transistor-level CMOS NAND and tri-state gate models with timing-aware SystemVerilog testbenches.
verilog digital-logic systemverilog logic-gates iverilog cmos timing-analysis hardware-design nand-gate transistor-level tri-state-logic gate-level-modeling
-
Updated
Sep 8, 2026 - SystemVerilog